Design Verification Engineer
Employment Type: Full-Time
Industry: Information Technology
Job Title Design Verification Engineer Location Austin, Tx Duration 6+ Months Description As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug functional errors in RTL model using simulation and debug tools. Maintain efficient and clean regression status Develop Scalable SystemVerilogUVM testbenches for unit level andor Cluster level verification. Review Architecture and Micro-Architecture specifications. Closely work with Architects and RTL designers. Define, maintain and execute unit level andor Cluster level verification testplans. Generate and run Testcases on logic simulation models. Code Functional coverage models and System Verilog assertions. Drive Functional Coverage and Code coverage to closure. Integrate C++ reference model into Scoreboards Requirements 5-15 yearrsquos industry experience in a design verification role. Proficient in System VerilogUVMOVM, OOPC++ Knowledge of GPU, experience with Shader, Texture, or Memory System a plus Experience with code coverage and functional coverage driven verification methodology. Experience in creating, running and debugging of SystemVerilogUVM constraint-random Testbench. Excellent working knowledge of scripting languages such as Python or Perl. Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines. Strong functional verification experience including Test planning, Testbench Architecture, TestCoverage ModelAssertion Development.
Loading some great jobs for you...